

## Interfaceing CMOS & TIL families





## Emitter coupled Logic (E.C.L)

\* very fast Than T.T.L Tpd < In5 = 0.8 ns \* Power supply (-) - Hard to interface - used in main Frame Coupler Vccc = av Pd = 40 mW min Lower Liss ₹ 220 52 Vo <-1.7 V Logic 0 78025 Vcc = - 5,2 V Vo >, -0.81 Logic 1 (OR/NOR gate for ECL) A, B (Low state <-1.7v) at Q1, Q2 -> off -1.3>-1-7 Q -70n ag -7 on Conduction -> Logic o A, B ( High state >, -0-8 v) -0.87-1-3 Q,, Q2 ->00

Q3 ->off

out Put

(@3)

Low

Logie 1

(B, , Q2)

Low

Logic a